Fpga implementation of discrete phase locked loop with no dead zone

Abstract

A discrete phase locked loop with dead zone avoidance based on FPGA is implemented and validated for better results. The null dead zone is actually achieved by using less complex design of discrete PLL with full phase lock-in-range which is efficient in terms of area followed by a reference signal and NCO at the output. The major contribution of this paper is full phase tracking-range which is achieved by using novel simple equation instead of a loop filter. The overall system is simulated for validation using Xilinx ISE and its functionality is verified in DPLL for analysis. Also the parameters such as phase tracking time and phase tracking- range performance are measured.