The Design of a Static CMOS 16 Bit High Speed and Low Power Consumption Hybrid Adder Circuit Using Brent Kung Adder: A Recent Study

  • Reddy M
N/ACitations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Cite

CITATION STYLE

APA

Reddy, M. R. (2021). The Design of a Static CMOS 16 Bit High Speed and Low Power Consumption Hybrid Adder Circuit Using Brent Kung Adder: A Recent Study. In New Approaches in Engineering Research Vol. 8 (pp. 101–122). Book Publisher International (a part of SCIENCEDOMAIN International). https://doi.org/10.9734/bpi/naer/v8/9295d

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free