Complex Multipliers:Implementation using Efficient Algorithms for Signal Processing Application

Abstract

The research efforts in low power electronic devices and the cellular networks has been strengthened with the continuous growth in mobile and portable systems . In the modern era there are various portable applications that needs low power(smaller & efficient battery) and higher mili ampere hour then before. Due to this, design of low power devices has now become a significant Performance criteria. While considering the elementary structure of Finite impulse Response Filter, that is the arrangement of multipliers(which is a systematic arrangements of adders) and dely. This manuscript represents the simulation , implementation & analysis report for performance evaluation to minimize delay & RAM consumption during calculation procedure. In this manuscript, we have coded , simulated & implemented selected multipliers such as Vedic, Wallace, Dadda, Booth, Array & Sequential multiplier. Comparative analysis has been done using Xylinx 14.4 with family Spartan6, device as xc6slx45, package csg324 with speed grade of -3 for bit length 2,4,8,16 & 32 using Wallace, dada, Sequential, array, Vedic & Booth Algorithm respectively.