Performance optimization of 3D multigrid on hierarchical memory architectures

7Citations
Citations of this article
4Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Today's computer architectures employ fast cache memories in order to hide both the low main memory bandwidth and the latency of main memory accesses, which is slow in contrast to the floating- point performance of the CPUs. Efficient program execution can only be achieved, if the codes respect the hierarchical memory design. Iterative methods for linear systems of equations are characterized by successive sweeps over data sets, which are much too large to fit in cache. Standard implementations of these methods thus do not perform efficiently on cache-based machines. In this paper we present techniques to enhance the cache utilization of multigrid methods on regular mesh structures in 3D as well as various performance results. Most of these techniques extend our previous work on 2D problems.

Cite

CITATION STYLE

APA

Kowarschik, M., Rüde, U., Thürey, N., & Weiß, C. (2002). Performance optimization of 3D multigrid on hierarchical memory architectures. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 2367, pp. 307–316). Springer Verlag. https://doi.org/10.1007/3-540-48051-x_31

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free