14 transistors CNTFET and CMOS full adder cell for modified GDI technique

0Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Adder Is Basic Unit For Any Digital System, Dsp And Microprocessor. The Main Issue In Design High Speed Full Adder Cell With The Low Power Dissipation. As We Know Cmos Technology Used For Vlsi Designing Cmos Has Many Drawbacks As High Power Short Channel Effect Etc. Then Cntfet (Carbon Nanotube Field Effect Transistor) Has Been Developed Which Has Same Structure As Cmos. The Difference Between Structure Of Cmos And Cntfet Is Their Channel. In Cntfet Channel Is Replaced By Carbon Nanotube. In This Paper We Compare Full Adder Circuit Using Cntfet With Gdi Technique And Cmos Implementation Of Adder Which Gdi Technique. Gdi Technique Is Used For Speed And Power Optimization In Digital Circuit. This Can Also Reduce The Count Of Transistor Which Affects The Size Of Device.

Author supplied keywords

Cite

CITATION STYLE

APA

Tyagi, P., Singh, S. K., & Dua, P. (2019). 14 transistors CNTFET and CMOS full adder cell for modified GDI technique. International Journal of Innovative Technology and Exploring Engineering, 8(12), 842–845. https://doi.org/10.35940/ijitee.L3233.1081219

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free